


# STP40NF12

# N-CHANNEL 120V - 0.028Ω - 40A TO-220 LOW GATE CHARGE STripFET™ II POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STP40NF12	120 V	< 0.032 Ω	40 A

- TYPICAL  $R_{DS}(on) = 0.028\Omega$
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION




#### **DESCRIPTION**

This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.

#### **APPLICATIONS**

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	120	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	120	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
ID	Drain Current (continuous) at T <sub>C</sub> = 25°C	40	Α
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	28	Α
I <sub>DM</sub> (●)	Drain Current (pulsed)	160	Α
Ртот	Total Dissipation at T <sub>C</sub> = 25°C	150	W
	Derating Factor	1	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	14	V/ns
E <sub>AS</sub> (2)	Single Pulse Avalanche Energy	150	mJ
T <sub>stg</sub>	Storage Temperature	– 55 to 175	°C
Tj	Operating Junction Temperature	- 33 10 17 5	

<sup>( )</sup> Pulse width limited by safe operating area

October 2003 1/8

<sup>(1)</sup>  $I_{SD} \le 40A$ ,  $di/dt \le 600A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_j \le T_{JMAX}$ . (2) Starting  $T_j = 25^{\circ}C$ ,  $I_D = 40A$ ,  $V_{DD} = 50V$ 

# STP40NF12

# THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	120			V
I <sub>DSS</sub>	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			1	μA
	Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			10	μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA

# ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$	2	2.8	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20 A		0.028	0.032	Ω

### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 25V, I <sub>D</sub> = 20 A		40		S
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		1880		pF
Coss	Output Capacitance			265		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			110		pF

#### **ELECTRICAL CHARACTERISTICS** (CONTINUED)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 20 A		28		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		63		ns
Qg	Total Gate Charge	$V_{DD} = 80V, I_D = 40A, V_{GS} = 10V$		60	80	nC
$Q_gs$	Gate-Source Charge			11		nC
$Q_{gd}$	Gate-Drain Charge			21		nC

#### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off-Delay Time Fall Time	$V_{DD} = 50 \text{ V}, I_D = 20 \text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		84 28		ns ns


#### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				40	Α
I <sub>SDM</sub> (2)	Source-drain Current (pulsed)				160	Α
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 40 A, V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 40 A, di/dt = 100A/µs, $V_{DD}$ = 25V, $T_j$ = 150°C (see test circuit, Figure 5)		114 456 8		ns nC A


Note: 1. Pulsed: Pulse duration =  $300 \mu s$ , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


#### **Safe Operating Area**




### **Thermal Impedance**




#### **Output Characteristics**




#### **Transfer Characteristics**




#### **Transconductance**




#### **Static Drain-source On Resistance**



#### **Gate Charge vs Gate-source Voltage**




# **Capacitance Variations**




**77**/<sub>°</sub>


# Normalized Gate Threshold Voltage vs Temperature



# **Source-drain Diode Forward Characteristics**



#### **Normalized On Resistance vs Temperature**



# Normalized Drain-Source Breakdown vs Temperature






Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



# **TO-220 MECHANICAL DATA**

DIM.		mm.			inch	
DIW.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øΡ	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

**477**. 8/8